Architecture

This cache simulator is designed with a fixed architecture, with a multi-level cache formed by two Directed Mapped for instructions and another one for data in the first layer. A Fully Associative in the second layer, and in parallel there are another three Set Associative of two, four and eight-way type.

The following image describes this architecture:



archtecture image